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ABSTRACT Micro-displays based on micro-LEDs are becoming more and more attractive in AR/MR
(Augmented/Mixed Reality) applications. A display size of 0.5 to 0.7-inch is preferred, with 5,000 PPI
(Pixel Per Inch) or higher. Due to this pixel density and size, a CMOS (ComplementaryMetal-Oxide-Silicon)
backplane is an ideal solution to drive these pixelized micro-LEDs. As the required pixel size gets smaller,
the design of the appropriate pixel circuit becomes more challenging. The simplest 2T1C (2 transistors &
1 capacitor) pixel circuit has potential problems, due to the leakage current of the switch transistor and the
voltage drop on the matrix array layout. In this paper, a pixel circuit is proposed as a solution to overcome
these two issues. Our simulation results show that the variation of the driving current to the LED is improved
by 95 %, and the IR drop error rate is around 2.2 % compared to the 2T1C circuit. The test results also show
that the error rate of IPIXEL for the whole region of display is under 2.5 %. This work is verified using a test
chip implementation with 180 nm CMOS process technology.
INDEX TERMS Micro-LED display, microdisplay, high-resolution, DRAM type, voltage driving, low
leakage switch, IR drop compensation, CMOS backplane, and high-PPI.
I. INTRODUCTION
Micro-display technology based on micro-LEDs is still in the
early stages of commercial deployment, but it is expected
to slowly replace the existing display technologies, such as
LCDoS (Liquid Crystal Display on Silicon) or OLEDoS
(Organic Light Emitting Diode on Silicon) displays, for cer-
tain applications [1]. One of the biggest hurdles for com-
mercializing micro-LED displays is the transfer technology
by which the pixelized LEDs are attached to the back-
plane. Because of this, the following applications are likely
to be among the early adopters of these micro-LED dis-
plays. The first are micro-display applications for AR/MR
(Augmented-/Mixed-Reality), where the silicon CMOS
backplane IC and LEDs are hybridized by wafer-to-wafer
bonding [2]. The second are super-size display applications,
such as outdoor signage or TV screens larger than 110 inch,
The associate editor coordinating the review of this manuscript and
approving it for publication was Mahmoud Al Ahmad .
FIGURE 1. Pixel pitch vs. pixel density [1].
which cannot be manufactured using the existing glass-based
flat panel displays [3]. Fig. 1 shows the requirements for each
display application in terms of pixel pitch and their pixel
density, or PPI.
AR/MR applications require a pixel density of 5,000 PPI
or higher for 0.5- to 0.7-inch displays. Thus, recent research
has concentrated on these requirements [4], [5].
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As shown in Fig. 1, the pixel pitch for AR/MR should
be in the range of 2 µm ∼ 5 µm. The display size of the
microdisplay is less than 1 inch [6], [7]. For this reason,
silicon CMOS process technology is an ideal solution that
lets us manufacture a backplane with a smaller pixel size [8]
and integrated peripheral circuitry.
Each pixel contains a current-driving circuit in order to
drive the micro-LED. The maximum driving current to each
LED is in the range of a couple of micro-ampere due to
the size of the LED. The brightness of the LED is directly
proportional to the driving current. The pixel size required by
a certain application confines the freedom of the pixel circuit
design.
In general, there are two approaches to driving the LED in
such high PPI display applications. The first one, PAM (Pulse
Amplitude Modulation), is the analog control of pixel current
or voltage in order to adjust gray level. The other is PWM
(Pulse Width Modulation), in which the gray level is adjusted
by controlling the turn-on time of the LED using a maximum
driving current. The PAM scheme is often called ‘‘voltage
driving’’, since the voltage information is used to control the
driving current level to the LED. On the other hand, PWM is
often called ‘‘current driving’’ or ‘‘digital driving’’, since it
uses a fixed driving current while controlling the pulse width
to adjust the light intensity of the LED.
The PAM driving scheme can easily achieve a higher pixel
density, per a given display size, thanks to a relatively simple
pixel circuit structure. However, the leakage current at the
transistors of the pixel circuit deteriorates the display uni-
formity. It also requires rather complex peripheral circuitry,
which results in higher power consumption. The PWM driv-
ing scheme needs higher transistor counts in the pixel circuit
compared to the PAM scheme, since it requires combinational
logic gates and SRAM (Static Random-Access Memory)
cells. However, it has the advantage of using a simpler periph-
eral circuitry with less power consumption.
This paper proposes a CMOS backplane based on a
PAM-based pixel circuit, along with a solution to the leak-
age current and IR drop problems. A display resolution
of 1280RGB x 768 is used to verify the proposed back-
plane. The driving current to each micro-LED is limited to
a maximum of 2 µA after consideration of the total power
consumption of the display module.
II. 2T1C PIXEL CIRCIUT
A. 2T1C CIRCUIT
A CMOS backplane contains two main function blocks: an
active-matrix pixel array, and its peripheral circuit to drive
the pixel array. All these functions are included on a single
silicon backplane [9]. The pixel circuit stores the display data
in a voltage form and converts it into a current form to drive
the LED, while maintaining its value during a given frame
time (TFRAME ).
The simplest pixel circuit is a 2T1C structure, as shown
in Fig. 2 [10], [11]. Micro-LEDs can be configured by either
FIGURE 2. 2T1C pixel circuit: common cathode (left) & common anode
(right).
FIGURE 3. The LED grayscale curve of a pixel: Current vs Grayscale (a),
Voltage vs. Grayscale (b).
common-cathode or common-anode topology. The pixel cir-
cuit consists of only three components: a switch transistor
(MSW ), a driving transistor (MDRV ), and a storage capacitor
(CDATA). The basic operation is as follows: when MSW is
turned on by VSCAN , the value of VDATA is stored at CDATA,
which sets the VGS bias of MDRV . Then, the voltage level
stored atCDATA is converted byMDRV to the amount of current
going to an LED (ILED), which consequently controls the light
intensity. Even after MSW is off, its current level is kept by
the charge stored atCDATA. Therefore, maintaining the charge
during a given frame time is critical to ensuring the consistent
light intensity of the LEDs.
A typical display for an AR/MR application requires
grayscale with at least 8-bit or 256 gray levels of a color.
The driving current, ILED, is proportional to the light intensity
of an LED. It often has a non-linear relationship to the gray
scale input, as shown in Fig. 3(a). A typical display uses a
specific value of the gamma correction value, γ = 2.2. ILED






= α · Gγ (1)
where α is IMAX/255γ , and G is the grayscale input with
256 gray levels. ILED has different values depending on










(VGS − VTH )2 (3)
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where η is a scale factor [14], S is the subthreshold swing of
the transistor, k is the process transconductance parameter,
and VTH is the threshold voltage of MDRV . Assuming that
the switch transistor is ideal, (1), (2), and (3) produce the
relationship between VDATA and G as




where α′ is α/
√
k(W/L), and C is VTH+S ln (α/2η). With a
typical gamma correction value of γ = 2.2, the VDATA,SUB
has a logarithmic relationship to G, and the VDATA,SAT is
proportional to G1.1, as shown in (4), (5) and Fig. 3(b).
Assuming the maximum voltage of the VDATA is 1.8 V,
the step size of VDATA for the gray scale at the lower gray
region is around 162 mV. However, in the higher grayscale
region it would be as small as 1.4 mV. This means that the
grayscale of the LED light will be affected by just a few
mili-volt difference in the VGS value of MDRV . On the other
hand, the step size of ILED has the opposite tendency, since it
is quadratically proportional to the VGS ofMDRV . Thus, it has
a smaller value in a low grayscale region, and a larger value in
a high grayscale region. Table 1 shows the minimum step size
of those parameters in each grayscale region. The mismatch
problem becomes critical, regardless of whether grayscale is
in the low or high region.
TABLE 1. Gamma Step size of VDATA and ILED assuming maximum
VDATA =1.8 V.
The mismatch among pixel circuits of the array would
severely affect the uniformity of the display. Thus, it is nec-
essary to minimize the mismatch between the VDATA among
the pixel circuits.
B. THE PROBLEM OF THE 2T1C CIRCUIT
There are many variations on the basic 2T1C circuit to
improve the performance of the pixel circuit [15], [16]. The
VGS bias of MDRV in the 2T1C circuit should be maintained
during a given frame time (TFRAME ) to display the target gray
scale. Therefore, the amount of charge at CDATA should not
be changed during a given frame time. However, leakage
current affects the amount of charge at the storage capacitor.
This becomes worse when there is limited space for the
storage capacitor due to the allowable pixel size. Therefore,
a compensation technique for the leakage current must be
considered.
Fig. 4 shows a model of a switch transistor, including its
leakage current. The leakage current, ILEAK , can be expressed
as
ILEAK = IOFF + ID−REV (6)
FIGURE 4. (a) ILEAK model on switch device and CDATA, (b) simplified
circuit.
where IOFF represents the off-current through the channel
under the gate of the switch transistor, and ID_REV is the
reverse-bias current of the parasitic diode of the switch tran-
sistor.
ILEAK is represented as a summation of IOFF and ID_REV ,




ID_REV ∝ VD−REV (8)
where VD_REV is the applied reverse bias [17]. Equation (7)
shows IOFF at VGS = 0 [14], which is a function of VTH .
Fig. 5 shows the leakage current behavior based on the bias
parameter.
FIGURE 5. Current depending on bias condition: IOFF (left) & IREV (right).
According to (7) and (8), IOFF increases as the VTH of
the switch transistor decreases, while ID_REV decreases as
the VBD, the body-drain voltage, decreases. ID_REV cannot be
controlled by design because VGATE , the drain of the switch
transistor, is always set by the image data value. Therefore,
only IOFF can be controlled by the design parameters. It can
be found using the following:
VTH = VTH0 − (VDS) e−L/ld (9)
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where VTH0 is the intrinsic threshold voltage of a transistor,
VDS is the applied drain-source bias, L is the drawn gate
length, and ld is the minimum gate length. It is shown in
Fig. 6.
FIGURE 6. IOFF characteristic (left) & VTH role-off (right).
Equation (9) shows that the VTH of the transistor is
dependent on VDS . This phenomenon is called the DIBL
(Drain-Induced-Barrier-Lowering) effect [18]. When the
finer CMOS process technology is used, IOFF increases due
to the short-channel effect. This means that the smaller the
VDS , the smaller the IOFF .
Depending on the bias condition at the source and the
drain node of the switch transistor, ILEAK can flow in either
direction and then affect the amount of charge at CDATA. This
change in the charge amount directly affects not only the VGS
bias of the driver transistor, but also the gray scale.
Fig. 7 and Table 2 show three cases of the bias condition at
the switch transistor. Assuming that ID_REV always flows in
the direction of the charging CDATA due to the reverse-biased
diode, ILEAK can be categorized into three cases: 1) when
VD > VS , IOFF flows in the direction of the discharging
CDATA; 2) when VD ≈ VS , IOFF is almost zero and ILEAK is
determined only by ID_REV , (in this case, CDATA is charging);
3) when VS > VD, IOFF flows in the direction of the charging
CDATA. This should be considered the worst case.
TABLE 2. ILEAK cases with bias condition.
Whatever the case, ideally the change inVGS or |1VGS | due
to the leakage current would be small enough not to affect the
target gray scale during the given frame time. In other words,





where TFRAME is the frame time of the display, and1VGAMMA
is the voltage step of a gray scale. |1VGAMMA| varies in
each of the lines because of the nature of the array driving
pattern. The resolution of theVDATA step size is different at the
FIGURE 7. ILEAK tendency on CDATA: (a) VD > VS , (b) VD = VS , (c) VD < VS .
FIGURE 8. 1VGATE with ILEAK on the CDATA graph.
higher- and lower-gray scale regions. Unfortunately, in a typ-
ical 2T1C, |1VGS | is greater than |1VGAMMA| because of the
large leakage current. Fig. 8 shows a linear curve representing
the ratio between ILEAK and CDATA. ILEAK should be reduced
enough to lower the curve slope, so that the1VGAMMA during
a given TFRAME is less than the minimum step size of the
gamma curve, VGAMMA,LSB in the case of ILEAK2.
According to (7), the capacitance should be maximized at a
given pixel dimension, while minimizing the leakage current.
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FIGURE 9. Pixel Circuit model for an IR drop.
When a smaller pixel dimension is required, there is a tradeoff
between the capacitance value and the leakage current.
Another critical problem is the IR drop, caused by the
metal routing trace between the reference node for each
pixel and the global reference node or I/O pad for the back-
plane [19]. Due to the layout constraints of the pixel array,
the power/reference node for VDATA and VGS does not use the
same reference point. As explained earlier, the driving current
to an LED is determined by the VGS of MDRV , which comes
from the VDATA. This means that the ILED can be different
from the expected value, due to the IR drop in the pixel circuit.
Therefore, the real display imagewould have a deviation from
the target display image. This problem becomes more severe
at a lower gray scale, since the step size of the lower gray scale
would be in the range of∼pA. Fig. 9 represents amodeemetal
line, RM , connected to the source of MDRV . Equation (11)
shows that VDATA deviates in the metal line as follows:
VDATA = VGS + VDROP (11)
where VDROP can be expressed as
VDROP|k th pixel =
∑n
1
(n− k)2RM ILED (12)
where k represents the row number of the display, n the
whole row number of the display, and RM the resistance of
the metal routing trace. Equation (12) shows that VDROP with
the k th pixel can vary on a specific pixel location inside the
array and the mode of the display. In this case, it is assumed
that the ILED,k in all rows are the same. The I/O pads are
placed on the bottom perimeter of the backplane, so theVDATA
of the top pixel has the worst voltage drop. Fig. 10 shows
an example of the IR drop on a pixel array. Even if exactly
the same image data or VDATA is written into all pixels, each
micro-LED would have a different brightness, which in turn
would affect the uniformity of the display image. It could also
become worse when the total number of pixels increases.
In summary, the 2T1C pixel circuit has the advantage of
achieving smaller pixel dimensions, but the display image is
prone to leakage, as well as an IR drop problem. In order to
achieve a smaller pixel size with a uniform display, a more
sophisticated pixel circuit is required.
FIGURE 10. Simple example with IR drop issue for RGND on a pixel array.
III. PIXEL CIRCUIT DESIGN
A. LEAKAGE CURRENT
In order to minimize the leakage current, a ‘‘T-Switch’’ struc-
ture has been introduced [20]. Fig. 11 shows the structure of
the ‘‘T-Switch’’. IOFF is greatly reduced with this structure,







where VHOLD is the bias voltage connected to VSAMPLE
through the switch transistor,M3. However, this scheme adds
an extra transistor and bias source, VHOLD, to the pixel circuit.
This addition could become a burden in the layout when the
pixel size gets smaller.
FIGURE 11. Conventional (left) and improved (right) pass gates structure
introduced in [16].
In this paper, we investigated alternative solutions which
aim to minimize the leakage current. The first is to use a
ground reference instead of VHOLD at the source node ofM3,
thus removing the extra bias requirement, as shown in Fig. 12.
If the switch control signal, φ, is low, M3 is off while M1 &
M2 are on. In this case, VGATE becomes the same as VDATA.
When the transistorsM1 &M2 are off, then VGATE and VDATA
nodes are disconnected. The intermediate node, VSAMPLE ,
is set to the ground reference. This reduces the IOFF ofM2 at
the lower gray levels, thereby avoiding the above-mentioned
worst ILEAK case. However, this approach still has a problem
FIGURE 12. Conventional (left) and improved (right) pass gates with the
first proposed method.
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at higher gray levels, where IOFF increases as the VDS of M2
becomes the highest value.
The other approach investigated here is to simply split
the switch transistor into two transistors in series, as shown
in Fig. 13. This scheme creates a VSAMPLE node with the
parasitic capacitors,M1 andM2(CG1, & CG2),without requir-
ing an extra bias voltage. It reduces the difference between
VGATE and VSAMPLE by delaying the change of VSAMPLE with
CG1& CG2 because the VSAMPLE usually follows the VDATA.
Therefore, the VDS of M2 is close to zero, minimizing the
IOFF of M2 across the entire gray scale. In addition, it does
not require the extra transistor, as is the case in Fig. 12.
FIGURE 13. Conventional (left) and improved (right) pass gates with
the second proposed method.
B. IR DROP
To alleviate the IR drop problem, the VGS bias of the MDRV
should be independent of any ground reference. Fig. 14 illus-
trates the proposed solution by adding a transistor to avoid the
problem caused by the IR drop. Unlike the 2T1C pixel circuit,
the bias current to the LED is determined by a combination
of the gate-source voltages of MDRV_N and MDRV_P. The
MDRV_P configured with a PMOS is always on, because the
gate is connected to the local reference node, and the current








(VS − VTHP)2 (14)
where kn and kp are the process transconduction parameters
of each MOSFET, and VS is the source voltage at each of
MDRV_N and MDRV_P.
FIGURE 14. Pixel Structure with an IR drop compensation.
C. PROPOSED PIXEL CIRCUIT
Fig. 15 shows the proposed pixel circuit, 4T1C, which
combines a low leakage switch structure and an IR drop
compensation circuit.
FIGURE 15. Proposed sub-pixel circuit with a solution of subthreshold
leakage and IR drop.
The pixel size of the 4T1C pixel circuit can be minimized
by using a low breakdown voltage transistor with the min-
imum gate length at any given CMOS process. However,
the transistor directly connected to the LED of the pixel
should have a high enough breakdown voltage, because the
LEDs often use a higher supply voltage than the ones used
in normal logic transistor devices, due to the turn-on voltage
requirement of the LEDs. In this paper, a 1.8 V power supply
is used for the logic transistors. Therefore, a transistor with
a high breakdown voltage, MREF_BIAS , is added in order to
provide a voltage clamp, as shown in Fig. 16. The voltage
at the drain of MDRV_N can be arbitrarily set by adjusting
the VREF_BIAS connected to the gate. The VREF_BIAS is deter-




(VREF−BIAS − VD − VTH )2 (15)
where kBIAS is the conduction parameter ofMBIAS , and VD is
the drain voltage ofMBIAS .
FIGURE 16. Completed sub-pixel circuit.
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IV. SIMULATION AND MEASUREMENT RESULTS
A. SIMULATION RESULTS
Fig. 17 shows the pixel current (ILED) behavior with dif-
ferent switch transistor configurations. VDATA is set to the
condition where the switch leakage current, ILEAK , reaches
the maximum. For the simulation, we used the image pattern
of the white image data on the first line of the array and
the black image data on the next line (WB. . .B Pattern).
The simulation time was set as one frame time, or 16.6 ms.
As shown in Fig. 17 and Table 3, ILED at 2T1C circuit changed
significantly during the one frame time, to 45.2 nA from 2µA
at the typical process corner, and to 4.43 nA at the worst
process corner. With the proposed pixel circuit, it changed
a lot less: to 1.57 µA at the typical process corner model, and
to 1.02 µA at the worst process corner. Thus, ILED leakage is
improved by 75.9 % at the typical corner and 51.3 % at the
worst corner.
FIGURE 17. ILED leakage (White to Black) with conventional 2T1C circuit
and proposed pixel circuit.
TABLE 3. ILED behavior at 1 frame time (TFRAME ).
The simulation results of other cases are shown in Fig. 18,
Fig. 19, and Fig. 20, Table 3, and Table 4. As shown in these
figures and tables, ILED and VGATE behavior in the proposed
circuit is improved in all cases, compared to the conventional
2T1C circuit.
Fig. 21 shows the error rate of the ILED in the proposed
pixel circuit under an IR drop in the local GND line, which is
from the global GND line on the I/O pads. The IR drop error





FIGURE 18. VGATE of driving transistor leakage (White to Black) with
conventional 2T1C pixel circuit and proposed pixel circuit.
FIGURE 19. ILED leakage (Black to White) with conventional 2T1C pixel
circuit and proposed pixel circuit.
FIGURE 20. VGATE of driving transistor leakage (Black to White) with
conventional 2T1C pixel circuit and proposed pixel circuit.
where ILED0 is the driving current in the ideal case, and ILED
is the driving current with an IR drop. In the case of a 2 µA
driving current to the micro-LED, the error rate between
the conventional 2T1C pixel circuit and the proposed pixel
circuit is shown in Fig. 21. The error rate of the proposed
pixel circuit is reduced significantly thanks to the IR drop
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TABLE 4. VGATE behavior at 1 frame time (TFRAME ).
TABLE 5. Performance summary of the CMOS backplane.
FIGURE 21. Error rate with IR drop on local GND line of conventional
2T1C pixel circuit and proposed pixel circuit.
compensation of the pixel circuit. It is suppressed under 2.2 %
for GNDPIXEL = 0.6 V with the proposed pixel circuit.
B. MEAUSUREMENT RESULTS
Fig. 22 shows the overall functional block diagram of the
CMOS backplane with the proposed pixel circuit. It includes
the peripheral circuitry that drives the pixel array, including
a scan driver, source amplifiers, a separate gamma generator
for RGB color, and an emission control. The RGB pixel drive
scheme for the proposed sub-pixel circuit is shown in Fig. 23.
It is designed to support a separated 8-bit color control for
RGB. One of the 255 gray scales, which is generated by
the gamma generator, is delivered through DEC to the buffer
amplifier. The output of this buffer is written into each pixel
byR_SEL,B_SEL, andG_SEL through 1-to-3 DEMUXwhen
the switch control signal (VSCAN ) is enabled. Then it is
passed to the gate of the driving transistor inside R_PIXEL,
FIGURE 22. Top Block Diagram of CMOS Backplane.
FIGURE 23. Block diagram of driving RGB pixel with the proposed
sub-pixel.
G_PIXEL, or B_PIXEL, accordingly. The timing diagram of
the driving RGB pixel is shown in Fig. 24.
FIGURE 24. Timing diagram of driving RGB pixel with proposed sub-pixel.
Fig. 25 shows the die photo of the finished CMOS back-
plane IC which is fabricated using 180 nm CMOS process
technology. The average power consumption is 138.8 mW.
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FIGURE 25. Die photo of the finished CMOS backplane.
FIGURE 26. Simulated and measured IPIXEL under the test pattern image.
(5 line: White, Red, Green / 20line: Blue).
FIGURE 27. Maximum current difference (Max. 1IPIXEL) at different test
patterns.
The sub-pixel pitch is 5 µm and a single RGB pixel pitch is
10 µm (2 by 2 with RGBR sub-pixel structure).
Fig. 26 shows the simulated and measured IPIXEL using
the test images. In order to verify the IR drop compensation
scheme of the proposed circuit, three test images were used:
the top, middle, and bottom regions of the array.
(W/R/G/B)_TAR is the simulated target IPIXEL, while
(W/R/G/B)_TOP, (W/R/G/B)_MID, and (W/R/G/B)_BOT
are the measured IPIXEL in each test image. This simulation
shows that themeasured IPIXEL fitswell with the target IPIXEL .
Fig. 27 shows the maximum pixel current difference (Max.
1IPIXEL) in each test image. The 1IPIXEL of each side is
defined as (16), and Max. 1IPIXEL is the maximum 1IPIXEL
with all the gray scales of each color.
The maximum 1IPIXEL of the white, red, green, and blue
line pattern is 1.04 %, 1.94 %, 2.05 %, and 2.46 %, respec-
tively. This proves that the non-uniformity of the pixel current
with the proposed circuit is less than 2.5 % with the whole
region on display.
V. CONCLUSION
In this paper, a 4T1C-based pixel circuit scheme has been
introduced to address the degradation of the display image
caused by the leakage current of the switch transistor, as well
as the IR drop of the array. Due to the driving current, and
the characteristics of its display gamma correction value,
the proposed pixel circuit improves the uniformity of the
display image. A detailed circuit analysis of the proposed
pixel circuit, and its simulation results have been presented.
The simulation and test results show that the proposed pixel
circuit helps to solve the problems of the leakage current of
the switch transistor and the IR drop.
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